lectures.alex.balgavy.eu

Lecture notes from university.
git clone git://git.alex.balgavy.eu/lectures.alex.balgavy.eu.git
Log | Files | Refs | Submodules

index.md (1722B)


      1 +++
      2 title = 'Synthesis of logic functions'
      3 +++
      4 # Synthesis of logic functions
      5 ## Start with a truth table:
      6 
      7 | x₁ | x₂ | x₃ | ƒ₁ |
      8 | --- | --- | --- | --- |
      9 | 0   | 0   | 0   | 1   |
     10 | 0   | 0   | 1   | 1   |
     11 | 0   | 1   | 0   | 0   |
     12 | 0   | 1   | 1   | 1   |
     13 | 1   | 0   | 0   | 0   |
     14 | 1   | 0   | 1   | 0   |
     15 | 1   | 1   | 0   | 0   |
     16 | 1   | 1   | 1   | 1   |
     17 
     18 ## Create a sum-of-products form for each row in which ƒ₁ = 1:
     19 ```
     20 (x₁, x₂, x₃) = (0, 0, 0) = 1 —> (x̄₁ x̄₂ x̄₃) = 1
     21 (x₁, x₂, x₃) = (0, 0, 1) = 1 —> (x̄₁ x̄₂ x₃) = 1
     22 (x₁, x₂, x₃) = (0, 1, 1) = 1 —> (x̄₁ x₂ x₃) = 1
     23 (x₁, x₂, x₃) = (1, 1, 1) = 1 —> (x₁ x₂ x₃) = 1
     24 ```
     25 
     26 All of this combined is therefore:
     27 
     28 ```
     29 ∴ƒ₁ = x̄₁ x̄₂ x̄₃ + x̄₁ x̄₂ x₃ + x̄₁ x₂ x₃ + x₁ x₂ x₃
     30 ```
     31 
     32 ## Then, minimise the function:
     33 The reason for this is to save components and increase performance.
     34 
     35 Useful logic rules (can be proved using truth tables):
     36 
     37 ![screenshot.png](screenshot-58.png)
     38 
     39 Can also use [Karnaugh Maps](../karnaugh-maps)
     40 
     41 With the function from above:
     42 
     43 ```
     44 ƒ₁ = x̄₁ x̄₂ x̄₃ + x̄₁ x̄₂ x₃ + x̄₁ x₂ x₃ + x₁ x₂ x₃
     45    = x̄₁ x̄₂ (x̄₃ + x₃) + (x̄₁ + x₁) x₂ x₃
     46    = x̄₁ x̄₂ (1) + (1) x₂ x₃
     47    = x̄₁ x̄₂ + x₂ x₃
     48 ```
     49 
     50 ## Don’t-care conditions
     51 
     52 Same values of inputs never occur, so we don’t care about their output. If we use four variables to denote numbers 0..9, six combinations will never be used. Therefore their output is a d.
     53 
     54 We can make the output whatever we want it to be. Make it a 1 whenever it enlarges a group of 1s, as it leads to a minimal logic gate implementation.